The mechanical integrity of wirebonds are sensitive to structures under the bond pads of ultra low-k dielectric devices.
Introduction
As semiconductors shrink, the resistive-capacitive (RC) delay in the back-end-of-line (BEOL) wiring layers is becoming one of the greatest technical challenges to improving the performance as the scale shrinks. Two main approaches have been tried to reduce RC delays. One is replacement of Al wires with Cu, which has lower resistance. The other is low-k and ultralow-k (ULK) interlayer dielectric (ILD) materials that reduce the parasitic capacitance. Low-k and ultra low-k ILD materials are generally more fragile than conventional ILD materials such as SiO 2 or fluorinated tetraethyl orthosilicate (FTEOS). As the mechanical properties of the ILD become worse, co-development of the chip and package, the chip package interactions (CPI) becomes more important for robust mechanical integrity in the wafer and assembly processes.
CPI includes ILD damage, cracks, and delamination due such factors as mismatches in the coefficients of thermal expansion (CTE) between the silicon chips and molding or underfill resins, CTE mismatches between chips and organic chip carriers, mechanical and thermal effects on the chip edges during dicing, and mechanical affects of wirebonding. Development efforts have focused on CPI for low-k and ultralow-k devices. IBM has released CPI evaluations for 90-nm, [1] 65-nm, [2] and 45-nm [2, 3] devices. Pad tearout often occurs during wirebonding and in the wire pulling test. [4, 5] We studied the mechanical integrity of 32-nm test die [6] with a 35-µm ultrafine bond pad pitch. We measured the frequency of pad tearouts for various ILD stacks and structures under the bond pads, including analysis of pad tearouts through experiments and finite element analysis.
Wire Pull Testing and Pad Tearouts
A wirebond is a chip-to-package interconnection using Au, Cu, or Al wire. Our work focused on Au wires because there was no commercially available thin Cu wire which is suitable for 35-µm bond pad pitch. Also Al wire is normally used for wedge bonding with wider pad pitches. Ball bonding is the interesting part of the wirebonding since it is done on the chip terminal pads. The key factors that affect the mechanical integrity under the bond pads are (1) the force of the impact of the initial ball contact against the bond pad, and (2) the compression and ultrasonic power of the thermosonic bonding phase.
A wire pull test is a standard method to assess wirebond integrity. A pull test is done by hooking the wire loops, as shown in Fig. 1 . The normal break mode is the wire neck break shown in Fig. 2(a) . The wire neck is the weakest part of the loop since the wire neck is softer than the other area of wire because of a larger grain structure. The larger grain structure is formed by the heat of an electrical spark to create the initial free air ball. The pad tearout mode in Fig. 2(b) is the break mode of our concern, in which the bonded ball comes off along with Al bond pad and the underlayer dielectric films. Such failures show poor mechanical integrity, which can cause manufacturing and reliability problems.
Sample Description
The features of our test samples appear in Table 1 .
We prepared three different BEOL stacks as shown in Table 2 shows typical material properties of the ILD film materials. These values are from the FEM analysis described below.
We tested three different wire/via designs under the bond pads on the test chips. Figure 4 
Experiments and Results

Wirebond Experiment
A bond parameter matrix was used for the wirebond experiment. Three key parameters were picked as experimental variables: bond time, bond force, and ultrasonic power. Before defining the parameters, preliminary bonding trials were used to define the feasible parameter range for which there is no pad attachment failures during the ball bonding and no balls larger than the 29-µm pad openings. For the initial free air ball size and initial ball contact conditions, one condition was held constant and used for each experimental matrix. The initial free air ball size was optimized so that the largest balls would fit in the pad openings based on standard manufacturability criteria, [7] and the initial ball contact conditions were carefully optimized for the small balls without damage to the structures under the bond pads. 
Module Reliability Tests
Module level reliability stress tests are performed after packaging the 5-2-2 test chip into a 37.5-mm 2 plastic ball grid array (PBGA). The stress samples are preconditioned (JEDEC Level-3) before the stressing begins. The samples pass the JEDEC standard stress tests, as shown in Table 3 .
We obtain similar result of 5-0-1 test chip without fail, but 5-2-1 test chip has a fail with a specific structure under the pad.
Analysis of Bond Force and Ultrasonic Vibration
Although 5-2-2 stacks give us good results in the wire pull test and module reliability tests, 5-0-1 and 5-2-1 have pad tearouts with specific structures under the pad. The significant difference between 5-2-2 and 5-0-1/5-2-1 is the thickness of FTEOS over the ULK layers. The two 8x FTEOS layers act as a mechanical barrier, but one 8x FTEOS layer is not as good. We also tried to understand how the stress in ULK is generated and distributed in the bonding sequences and to see if it conforms to the results described in the previous section.
Indentation by Capillar y
The test chip prepared here has different stacks from the previous test chip. The stack is three 1x Low-k at the bottom, three 2x ULK layers in the middle, and FTEOS on top. This chip uses 40-µm-pitch bond pads as this is the minimum pad pitch with via chain structure on this test chip. Indentation was done with a capillary using a wire bonder on the bond pads above the stacked via chains.
Four different indentation loading forces were applied to the bond pads. We tested the electrical resistance before and after the indentations. Table 4 shows the electrical test results for the stacked via chains. As the loading force 
Effect of Excessive Bond Force
To investigate how the bond force influences the pad tearouts, we tested the application of excessive bond force before the normal bonding. The test used a 5-2-1 stack chip like that used in the wirebond experiment. In this experiment, excessive force was applied in advance without bonding the balls before the normal bonding procedure. There was also a control sample.
• Sample E f : Excessive bond force (0.24 N) without ultrasonic power.
• Sample E c : Control sample without pre-bond force.
This is a normal bonding sample.
Both samples were bonded using the standard bonding conditions. The only difference was that sample E f received the high force pretreatment. Although cracks are observed with 0.25 N indentations from the capillary, there are no significant differences in the pad tearout rates
between the E f and E c samples. This implies that there is no damage in the ILD when the excessive force is applied through the Au balls because Au ball is much softer than the capillary. The pre-bonding force is more than 2.5 times higher than the normal bonding force for 35-µm-pitch bond pads, so it is clear that the bond force used for this fine pitch does not affect the ILD integrity during the wirebonding. Figure 10 shows the ball bonding model consists of the Au wires and balls, Al pads, ILD, Cu wires and via, and the capillary. The material properties of the ILD are shown in Table 2 and material properties of the metal conductors appear in Table 5 . The capillary is assumed to be a rigid body in this model. The capillary and the gold are not connected, but have constant static friction at the contact interface. The wirebond is typically processed at 175°C for PBGA, but the temperature effects are ignored here.
FEM Analysis
Dimensions such as ball size, pad opening and ILD thickness in this model were defined based on the test chip design. The various via stack structures were modeled under the bond pads. All the analyses were performed with 2D models.
There were 6 steps including analysis:
• Step 1: The capillar y pushes the free air balls against the Al pad by 10 µm from the initial contact.
Au ball is not connected to the Al pad during this step. This is a contact analysis with static friction between the Au balls and the Al pads. The Au ball is strongly deformed this step.
• Step 2: The bonded balls and Al pads are connected.
In this step the capillary displaces the Au wires and balls by 2 µm to the right. As the capillary pushes the wire neck to the left, the highest tensile stress occurs on the right side under the ball. In the ILD layers, the highest point is located at the 2x ULK layer which matches the result of the cross-section of the pad tearout. Figure 11 compares the primary principal stress of three different BEOL stacks. The maximum stress in this analysis is tensile stress.
The analysis shown in Fig. 12 is three different via densities for 5-2-1 stacks. The middle density is the base model used for the stack comparisons from Fig. 11 . The induced stresses were studied after running Steps 1 to 6 at the three different via densities. Figure 13 compares the maximum Step 3 traces the data trend of the pad tearout rates as shown in Fig. 6 . It is still difficult to quantitatively correlate the calculated stress and pad tearout rates. This analysis is based on a static model, but ultrasonic bonding is a dynamic process. To understand in more detail the ultrasonic mechanisms in the ILD layers and the stress induced by wire pull test, analysis with dynamic 3D models is called for. We believe that the wire pull test does not characterize the initial crack propagation because the wire pull test finds the peak strength, which should be the fracture strength of the thick oxide layers. The development of a measuring system to characterize the initial crack propagation is needed to better understand the fracture mechanisms in the ILD layers.
Summar y
We found that the 32-nm chip with 5-2-2 BEOL stacks has good wirebond mechanical integrity and good reliability for PBGA. Our experimental data indicates the FTEOS thickness is a key factor to prevent pad tearouts. The via density in the ULK layer is another key factor that affects pad tearouts. Using high-density vias actually increases the integrity in the ULK layers, and density below 40% relative to the maximum via density increases the pad tearouts.
As the via density decreases, the pad tearouts increase.
However 0% via density is much better than low density vias. Our analysis indicates that the only bond force that is applicable at very fine pitches does not have a significant impact in the ULK layer. The 2D FEM analysis shows good correlations between the highest principal stress points and the fractured layers of the pad tearouts. Understanding the detailed fracture mechanism for the initial crack propagation in the ULK layer is our next challenge to integrate the next generation ULK.
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